Abstract-The increasing use of power electronic devices can deteriorate the power quality by introducing voltage and current harmonics. In islanded microgrids, the presence of nonlinear loads can distort the point of common coupling (PCC) voltage, while the dead-time effect can also bring additional circulating current harmonics among parallel inverters. To simultaneously attenuate the PCC voltage harmonics and suppress the dead-time induced circulating current harmonics, this paper proposes a coordinated control strategy for harmonic mitigation of parallel inverters. The proposed control strategy allows inverter impedances to be properly reshaped at selective harmonic frequencies. As a consequence, the PCC voltage harmonics are filtered by the inverter operating in the harmonic compensation mode (HCM), whereas the dead-time induced circulating current harmonics are suppressed by the inverter operating in the harmonic rejection mode (HRM). Experimental results from an islanded microgrid prototype with two parallel inverters are provided to validate the effectiveness of the proposed control strategy.
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I. INTRODUCTION
MICROGRID is a small-scale power grid formed by electrical loads and distributed generation (DG) units. It can either operate in the grid-connected mode to exchange power with the main grid or run autonomously during grid faults [1] . In the islanded operation mode, parallel voltage-controlled inverters are normally employed as the interfaces between DG units and the AC microgrid [2] [3] . To properly share the load power among parallel inverters, the well-known droop control, which emulates the characteristic of a synchronous generator, has been extensively studied and developed over the last decade [4] [5] [6] [7] .
Apart from the power sharing issue, power quality becomes another concern due to the intensive use of power electronic devices. On one hand, switching dead-time, which is originally employed to prevent the shoot-through between the lower and upper switches, can introduce extra voltage harmonics [8] [9] into the inverter output voltage. Since the induced low-order voltage harmonics can hardly be attenuated by LC filters, large current harmonics will circulate among parallel inverters [10] . As a consequence, inverter output current waveforms are distorted, and additional harmonic power has been produced. To address this problem, advanced voltage controllers are designed based on the internal model principle (IMP) [11] [12] [13] [14] .
In specific, the harmonic mitigation can be readily achieved by implementing either a multiple resonant (MR) or a repetitive controller (RC) in the stationary frame [11] [12] [13] . Moreover, a proportional integral (PI) controller in the synchronous dq frame also has a similar effect [14] , as periodical signals are mapped into corresponding DC components through the abc to dq transformation. However, it has been pointed out that the harmonic components in inverter output voltage cannot be eliminated, as the sampled voltage harmonics may not reflect their real values due to the precision limit of voltage sensors [15] . Although the remaining voltage harmonics are quite small, the induced circulating current harmonics are still significant since grid impedances have little blocking effect against such low-order harmonics. Alternatively, a more effective solution is to increase inverter output impedances at selective harmonic frequencies. To accomplish this objective, virtual impedance controls and current feedforward controls are utilized based on the feedback of the inverter output current [16] [17] [18] . In [15] and [19] , large virtual impedances are adopted to effectively suppress the current harmonics and allow inverters to operate in the harmonic rejection mode (HRM).
On the other hand, the current harmonics of nonlinear loads can also distort the point of common coupling (PCC) voltage [20] . Such voltage quality degradation is essentially caused by the harmonic voltage drops across grid impedances and inverter output impedances, and may still occur even if pure sinusoidal reference voltages are provided for inverters. In [21] , the implementation of the resonant controllers effectively reduces inverter harmonic impedances so that the PCC voltage harmonics can be attenuated. In order to further improve the PCC voltage quality, negative/capacitive virtual impedances are adopted to compensate grid impedances in [22] [23] [24] . Similar techniques are also reported in [25] - [26] , which can equivalently reduce grid impedances by feeding the PCC voltage harmonics to the reference voltage through a pre-defined damping factor. A allow the inverter to operate in the harmonic compensation mode (HCM) and actively supply the current harmonics of nonlinear loads. Nevertheless, the superposition of the nonlinear load and dead-time effect further complicates the controller design for parallel inverters. As inverter output impedances are equally designed to ensure the power sharing accuracy in conventional scenarios [27] - [28] , a compromise has to be made between the PCC voltage harmonics compensation and the circulating current harmonics suppression. Specifically, large inverter output impedances can degrade the PCC voltage quality due to nonlinear loads, while small inverter impedances will lead to considerable circulating current harmonics because of the dead-time.
To simultaneously mitigate the PCC voltage harmonics and dead-time induced circulating current harmonics, this paper proposes a coordinated harmonic mitigation strategy for parallel inverters. By properly shaping inverter output impedances, the PCC voltage harmonics are attenuated by the HCM inverter, while the suppression of dead-time induced circulating current harmonics is accomplished by the HRM inverter. The proposed impedance-shaping control is achieved by directly feeding the inverter output current to the PWM modulator, and hence its feasibility is not limited by the voltage control bandwidth. This paper starts with modeling the parallel-inverter system in the harmonic-frequency domain. Then, the influence of dead-time is analyzed, and the proposed harmonic mitigation strategy is also elaborated in details. Finally, experimental results from an islanded microgrid with two parallel inverters are provided to validate the effectiveness of the proposed control strategy. Fig. 1 depicts a typical configuration of an islanded AC microgrid, where DG units supply power to both linear and nonlinear loads at the PCC through interfaced parallel inverters. Zg1 and Zg2 denote grid impedances between inverters and the PCC. Since parallel inverters are distributed at different locations, only local measurements, i.e., the output voltage and current, are utilized in the inverter controllers.
II. SYSTEM CONFIGURATION AND MODELING

A. System Configuration
The detailed control algorithm for an individual inverter is illustrated in Fig. 2 , and the overall controller consists of an outer-power loop and an inner-voltage loop. The outer-power loop is utilized to ensure the fundamental power sharing performance by dropping the reference voltage magnitude and frequency from their nominal values ω0 and E0, respectively [2] . Notice that for single-phase inverters, first-order low-pass filter Gf (s) are also utilized to attenuate the double-line frequency power ripple. The synthesized reference voltage vref is tracked by an inner-loop voltage controller, and the fundamental voltage error can be eliminated through a proportional resonant (PR) controller, which can be expressed as
where kp and ki are the proportional gain and resonant gain; ω0 and ωc0 are the resonant frequency and cut-off frequency. Gd (s) = e ̶ ̶ ̶ 1.5sTs denotes the control system delay, which contains one sampling period of the computation delay and a half sampling period of the PWM delay [18] . The AC side output voltage is filtered by an LC filter to remove the switching harmonics, and the transfer functions ZL(s)=sLf, Zc(s)=1/sCf represent the inductor impedance and capacitor impedance, respectively. As dead-time can also impose additional voltage harmonics on the output voltage, a disturbance signal vdt is added after Gd (s) to represent such an influence.
B. Analysis of the dead-time effect
Carrier and voltage waveforms of a single-phase inverter with the unipolar Sinusoidal Pulse Width Modulation (SPWM) scheme are shown in Fig. 3 . The modulation wave vr is compared with the carrier wave uc to generate the control signals for switches Q1-Q4. tsw is the switching period, and td represents dead-time. For simplicity, the inverter output current io is assumed to be in phase with the modulation wave vr, and the ideal output voltage vo* (ignore the dead-time) and real output voltage vo (consider the dead-time) are plotted and compared at different stages according to the corresponding current paths. During the time interval Δt1, vo has a positive output voltage since Q1 and Q4 conduct, whereas during the time interval Δt2, vo has a negative polarity since Q2 and Q3 conduct. Within the dead-time interval td, none of the four switches conduct, and inverter output current io flows through anti-parallel diodes. Therefore, the output voltage polarity is negative during the time interval Δt3, and positive during Δt4. By comparing vo* and vo, dead-time equivalently imposes additional voltage pulses vdt on the ideal voltage vo*. Through the Fourier decomposition [15] , the magnitude of harmonic content in vdt can be derived as 
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where Udc is the DC input voltage. The magnitude of voltage harmonics in vdt will reduce as the harmonic order h goes up. Therefore, the dominant voltage harmonics introduced by the dead-time are the low-order ones. A more intuitive illustration is shown in Fig. 4 , which plots the 1 st , 3 rd , and 5 th order harmonic components after the Fourier expansion. Notice that the magnitude of the original voltage pulses vdt is intentionally scaled down since it is much larger than its harmonic contents. Besides, higher-order harmonics also exist, although not shown in Fig. 4 for clarity. From Fig. 4 , the phases of voltage harmonics are synchronized with the voltage pulses vdt as well as the output current io To further investigate the dead-time influence on parallel inverters, the phase difference δ between the inverter output current and the PCC voltage can be calculated as
For the parallel-inverter system shown in Fig. 1 , the phase difference between io1 and io2 can thus be expressed as
Suppose that real and reactive power can be accurately shared between the two inverters, i.e. P1/P2 = m2/m1 = n2/n1 = Q1/Q2, the phase difference Δδ would become zero, which means io1 and io2 are exactly in phase with each other. However, this cannot happen in practice due to the imperfect fundamental power sharing. Although real power can always be accurately shared between inverters, the reactive power sharing accuracy is influenced by mismatched grid impedances [2] , [7] . Therefore, a small angle difference Δδ normally exists. 
C. System Modeling in the Harmonic-frequency Domain
From a control perspective, an inverter can be regarded as a multiple input-single output (MISO) system. The input signals include the reference voltage vref, the dead-time induced voltage harmonics vdt, and the output current io. Among them, vref is the desired signal that needs to be accurately tracked, whereas vh and io are regarded as disturbance signals. According to the block diagram in Fig. 2 , the transfer functions from three inputs to the output voltage vo are derived as
With the control and circuit parameters listed in TABLE I, bode diagrams of the three transfer functions are plotted in Fig.  6 . Among them, Gc1(s) reflects the inverter reference-voltage tracking capability. Since Gc1(s) has a unity gain at 50 Hz, the fundamental voltage error is significantly reduced. On the other hand, the closed-loop controller has a very limited attenuation ability against the voltage harmonics in vdt, as the gain of Gc2(s) is almost unity at low-order harmonic frequencies. Besides, the output impedance Zo(s) reflects the inverter's rejection ability against current harmonics, and this impedance can be reshaped for different harmonic mitigation objectives.
Based on the aforementioned analyses, the parallel-inverter system in Fig. 1 can be equivalently modelled by the circuit shown in Fig. 7 . The nonlinear load is regarded as a harmonic current source [27] , whereas parallel inverters are modelled in their Thevenin's forms. According to the superposition theorem, the total voltage/ current in any part of a circuit equals the algebraic sum of voltages/currents produced by individual sources. Therefore, the dead-time effect and the nonlinear load effect can be analysed separately. The dead-time induced circulating current harmonics i h cir can be expressed as
Given that the phase difference between inverter output currents is Δδ, the magnitude of i h cir can be calculated by combining (2) and (8) 
On the other hand, the current harmonics of the nonlinear load can also distort the PCC voltage when flowing across grid impedances Zg and inverter output impedances Zo. The PCC voltage harmonic v h pcc is calculated as
From (10), decreasing inverter output impedances Zo is beneficial for the PCC voltage harmonics mitigation. However, an inherent trade-off exists, since large inverter output impedances lead to serious PCC voltage distortions, whereas small impedances can cause considerable circulating current harmonics. Therefore, a compromise has to be made for the inverter impedance value tuning. To simultaneously mitigate the PCC voltage harmonics and suppress the dead-time induced circulating current harmonics, a coordinated harmonic mitigation control strategy is proposed to properly shape inverter output impedances, and the basic principle is illustrated in Fig. 8 .
III. PROPOSED CONTROL STRATEGY
A. Basic Principle
In Fig. 8 , the inverter output impedance Zo1 is greatly increased at selective harmonic frequencies so that inverter 1 operates in the harmonic rejection mode (HRM). Therefore, the circulating current harmonics i h cir can be suppressed. In the meanwhile, a capacitive Zo2 is synthesized to compensate the grid impedance Zg2 in the harmonic-frequency domain, which allows inverter 2 to operate in the harmonic compensation mode (HCM). As a consequence, the PCC voltage quality can be improved since the harmonic voltage drops across Zo2 and Zg2 are eliminated. Notice that almost all the current harmonics of the nonlinear load will be supplied by the HCM inverter. To prevent the overloading, the HCM inverter is intentionally designed to share only a minority of the fundamental power by properly tuning droop coefficients. In this paper, the fundamental power sharing ratio for the HCM and HRM inverters is set as 1:2, yet it can also be flexibly changed to meet specific requirements for different situations.
B. Impedance-shaping Control
To achieve the aforementioned control objectives, output impedances for the HCM and HRM inverter are properly reshaped at selective harmonic frequencies, and Fig. 9 shows the impedance-shaping control for the hth-order harmonic signal. In this paper, the inverter output current is directly fed to the PWM modulator rather than the reference voltage vref. As a consequence, the feasibility of the impedance-shaping control is not affected by the voltage control bandwidth.
To reshape the inverter output impedance and compensate the control system delay, Zv1(s) and Zv2(s) are employed for the HCM and HRM inverters, respectively. Hd (s) and Hq (s) are the transfer functions of a second-order generalized integrator (SOGI) [29] , which can extract the hth-order orthogonal current harmonics from the output current io. 
where k is a constant that determines the bandwidth of the SOGI filter. The reshaped impedance for the HCM inverter is expressed as
At the harmonic frequency jhω0, Hd (s) and Hq (s) are equal to 
In addition, the reshaped impedance for the HRM inverter is given by
Similarly, Zv2 (jhω0) is calculated as 
C. Tuning of Impedance Values
For the HCM inverter, its output impedance can compensate the gird impedance at the harmonic frequency hω0 for the condition that
where Lg is the grid inductance. Therefore, the PCC voltage harmonics can be mitigated by the HCM inverter. On the other hand, by selecting a positive and large k1 value, a resistive HRM inverter impedance can be reshaped at the harmonic frequency hω0. According to (9) , the magnitude of i h cir for the worst case (Lg = 0 and cosΔδ = -1) is expressed as 2 16 1 In order to ensure the magnitude of i h cir is below a% of the rated output current IN, the value of k2 is determined as 2 
%
In this paper, k2 =15 is selected for the HRM inverter. Notice that the impedance-shaping control shown in Fig. 9 is only implemented at the hth-order harmonic frequency. A more generalized control scheme can be achieved by utilizing multiple parallel SOGI blocks to reshape the inverter output impedances at the 3 rd , 5 th , 7 th , and 9 th -order harmonic frequencies. Fig. 10 shows the impedance bode diagrams of the HCM and HRM inverters. Compared with the original case Zsum (s)=Zg (s)+Zo (s), the proposed control strategy increases the value of Zg (s)+Zo (s)HRM and decreases the value of Zg (s)+Zo (s)HCM at selective harmonic frequencies. Therefore, the dead-time induced circulating current harmonics and the PCC voltage harmonics can be simultaneously compensated by different inverters.
IV. EXPERIMENTAL RESULTS
Hardware experiments were done to verify the feasibility of the proposed control strategy. Fig. 11 shows the laboratory setup, where two H-bridge inverters were connected in parallel thorough grid impedances. To achieve the proposed harmonic mitigation function, inverter 1 was in the HRM to compensate the dead-time induced circulating current harmonics, while inverter 2 was in the HCM for the PCC voltage harmonics compensation. Grid inductances for inverter 1 and 2 were 0.55mH and 0.63mH, respectively. All the digital samplings and controls were implemented by a PLECS RT box.
A. Parallel Inverters Supply a linear load.
Initially, only a resistive load is connected at the PCC, and Fig. 12 shows the experimental results. Without the proposed control strategy, the values of inverter output impedances and grid impedances are limited for suppressing low-order current harmonics. Consequently, inverter output currents are highly distorted in Fig. 12(a) even if nonlinear loads are not supplied. The FFT analysis result in Fig. 12(c) shows that the current harmonic magnitudes for the two inverters are almost the same, indicating that current harmonics are circulating between the two inverters. According to previous analyses, the circulating current harmonics are introduced by dead-time under the condition that io1 is not exactly in phase with io2. In order to suppress the circulating current harmonics, the proposed harmonic mitigation technique is tested, and the result is shown in Fig. 12(b) . Compared with the previous situation, the current harmonics are effectively damped since inverter 1 operates in the HRM.
B. Parallel Inverters Supply Linear and Nonlinear Loads.
For the next scenario, both linear and nonlinear loads are connected at the PCC, and Fig. 13 shows the experimental results. Originally, the current harmonics of the nonlinear load seriously deteriorate the PCC voltage quality if the proposed control strategy is disabled, and a flat-top PCC voltage waveform can be observed in Fig. 13(a) . By implementing the coordinated harmonic mitigation technique, the PCC voltage harmonics are effectively compensated by the HCM inverter, as shown in Fig. 13(b) and Fig. 13(c) . Moreover, since almost all the current harmonics are compensated by the HCM inverter, the HRM inverter can supply the majority of the fundamental current with an improved power quality.
V. CONCLUSION
Power quality is an important aspect for parallel inverters. It is found that apart from nonlinear loads, switching dead-time also causes circulating current harmonics due to an inaccurate fundamental power sharing performance. The superposition of the dead-time and nonlinear load effect introduces considerable low-order harmonics and further complicates the control strategy design. To overcome this problem, a coordinated control strategy for harmonic mitigation is proposed in this paper. The PCC voltage harmonics and the dead-time induced circulating current harmonics are simultaneously mitigated by the HCM inverter and the HRM inverter, respectively. Experimental results from an islanded microgrid prototype with two parallel inverters confirm the effectiveness of the proposed harmonic mitigation technique.
